This commit is contained in:
David Lenfesty 2018-07-23 18:46:45 -06:00
commit 3f5ace3c76
28 changed files with 11404 additions and 0 deletions

3
.gitignore vendored
View File

@ -1,2 +1,5 @@
#Just for ignoring backup files and misc collected by KiCAD
*bak
#Bit for ignoring swap files
*.swp

View File

@ -0,0 +1,368 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# 74HC595
#
DEF 74HC595 U 0 40 Y Y 1 F N
F0 "U" 150 600 50 H V C CNN
F1 "74HC595" 0 -600 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS 74LS596 74LS595
DRAW
S -400 -550 400 550 0 1 0 N
X QB 1 700 350 300 L 50 50 1 1 T
X QC 2 700 250 300 L 50 50 1 1 T
X QD 3 700 150 300 L 50 50 1 1 T
X QE 4 700 50 300 L 50 50 1 1 T
X QF 5 700 -50 300 L 50 50 1 1 T
X QG 6 700 -150 300 L 50 50 1 1 T
X QH 7 700 -250 300 L 50 50 1 1 T
X GND 8 -300 -550 0 U 50 50 1 1 W N
X ~QH 9 700 -450 300 L 50 50 1 1 O
X SRCLR 10 -700 150 300 R 50 50 1 1 I I
X SRCLK 11 -700 250 300 R 50 50 1 1 I C
X RCLK 12 -700 -50 300 R 50 50 1 1 I C
X G 13 -700 -150 300 R 50 50 1 1 I I
X SER 14 -700 450 300 R 50 50 1 1 I
X QA 15 700 450 300 L 50 50 1 1 T
X VCC 16 -300 550 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
C?
C_????_*
C_????
SMD*_c
Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 40 40 1 1 P
X ~ 2 0 -150 110 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# CONN_01X02
#
DEF CONN_01X02 P 0 40 Y N 1 F N
F0 "P" 0 150 50 H V C CNN
F1 "CONN_01X02" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
Pin_Header_Straight_1X02
Pin_Header_Angled_1X02
Socket_Strip_Straight_1X02
Socket_Strip_Angled_1X02
$ENDFPLIST
DRAW
S -50 -45 10 -55 0 1 0 N
S -50 55 10 45 0 1 0 N
S -50 100 50 -100 0 1 0 N
X P1 1 -200 50 150 R 50 50 1 1 P
X P2 2 -200 -50 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CONN_01X04
#
DEF CONN_01X04 P 0 40 Y N 1 F N
F0 "P" 0 250 50 H V C CNN
F1 "CONN_01X04" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
Pin_Header_Straight_1X04
Pin_Header_Angled_1X04
Socket_Strip_Straight_1X04
Socket_Strip_Angled_1X04
$ENDFPLIST
DRAW
S -50 -145 10 -155 0 1 0 N
S -50 -45 10 -55 0 1 0 N
S -50 55 10 45 0 1 0 N
S -50 155 10 145 0 1 0 N
S -50 200 50 -200 0 1 0 N
X P1 1 -200 150 150 R 50 50 1 1 P
X P2 2 -200 50 150 R 50 50 1 1 P
X P3 3 -200 -50 150 R 50 50 1 1 P
X P4 4 -200 -150 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# FOD814-D
#
DEF FOD814-D U 0 40 Y Y 1 F N
F0 "U" 0 -250 60 H V C CNN
F1 "FOD814-D" -50 450 60 H V C CNN
F2 "" -50 0 60 H V C CNN
F3 "" -50 0 60 H V C CNN
DRAW
S -400 400 350 -200 0 1 0 N
P 2 0 1 0 -300 50 -200 50 N
P 2 0 1 0 -250 -50 -250 -100 N
P 2 0 1 0 -250 50 -250 -50 N
P 2 0 1 0 -250 150 -250 250 N
P 2 0 1 0 -250 250 -250 300 N
P 2 0 1 0 -150 150 -50 150 N
P 2 0 1 0 -100 50 -100 -50 N
P 2 0 1 0 50 100 0 150 N
P 2 0 1 0 100 150 100 50 N
P 2 0 1 0 100 200 100 0 N
P 2 0 1 0 150 -100 350 -100 N
P 2 0 1 0 250 -100 200 -150 N
P 2 0 1 0 250 -100 200 -50 N
P 3 0 1 0 -100 -50 -100 -100 -400 -100 N
P 3 0 1 0 -100 150 -100 300 -400 300 N
P 3 0 1 0 -50 100 50 100 0 50 N
P 3 0 1 0 100 50 150 0 150 -100 N
P 4 0 1 0 -300 150 -200 150 -250 50 -300 150 N
P 4 0 1 0 -150 50 -100 150 -50 50 -150 50 N
P 4 0 1 0 100 150 150 200 150 300 350 300 N
X AC 1 -400 300 200 R 50 50 1 1 I N
X AC 2 -400 -100 200 R 50 50 1 1 I N
X EMITTER 3 350 -100 200 L 50 50 1 1 I N
X COLLECTOR 4 350 300 200 L 50 50 1 1 I N
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# LED
#
DEF LED D 0 40 Y N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "LED" 0 -100 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
LED-3MM
LED-5MM
LED-10MM
LED-0603
LED-0805
LED-1206
LEDV
$ENDFPLIST
DRAW
P 2 0 1 0 -50 50 -50 -50 N
P 3 0 1 0 -80 -25 -125 -65 -120 -40 N
P 3 0 1 0 -65 -40 -110 -80 -105 -55 N
P 3 0 1 0 50 50 -50 0 50 -50 F
X K 1 -200 0 150 R 40 40 1 1 P
X A 2 200 0 150 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# LTV-846S
#
DEF LTV-846S U 0 40 Y Y 1 F N
F0 "U" 0 -1150 39 H V C CNN
F1 "LTV-846S" 0 250 39 H V C CNN
F2 "" 50 -50 39 H V C CNN
F3 "" 50 -50 39 H V C CNN
DRAW
S -300 200 300 -1100 0 1 0 N
P 2 0 1 0 -200 -950 -100 -950 N
P 2 0 1 0 -200 -650 -100 -650 N
P 2 0 1 0 -200 -650 -100 -650 N
P 2 0 1 0 -200 -650 -100 -650 N
P 2 0 1 0 -200 -650 -100 -650 N
P 2 0 1 0 -200 -350 -100 -350 N
P 2 0 1 0 -200 -50 -100 -50 N
P 2 0 1 0 150 -800 150 -1000 N
P 2 0 1 0 150 -500 150 -700 N
P 2 0 1 0 150 -250 200 -200 N
P 2 0 1 0 150 -200 150 -400 N
P 2 0 1 0 150 100 150 -100 N
P 2 0 1 0 200 -200 300 -200 N
P 2 0 1 0 250 -1000 200 -1050 N
P 2 0 1 0 250 -1000 200 -950 N
P 2 0 1 0 250 -700 200 -750 N
P 2 0 1 0 250 -700 200 -650 N
P 2 0 1 0 250 -400 200 -450 N
P 2 0 1 0 250 -400 200 -350 N
P 2 0 1 0 250 -100 200 -150 N
P 2 0 1 0 250 -100 200 -50 N
P 3 0 1 0 -150 -950 -150 -1000 -300 -1000 N
P 3 0 1 0 -150 -850 -150 -800 -300 -800 N
P 3 0 1 0 -150 -650 -150 -700 -300 -700 N
P 3 0 1 0 -150 -550 -150 -500 -300 -500 N
P 3 0 1 0 -150 -350 -150 -400 -300 -400 N
P 3 0 1 0 -150 -250 -150 -200 -300 -200 N
P 3 0 1 0 -150 50 -150 100 -300 100 N
P 3 0 1 0 150 -950 200 -1000 300 -1000 N
P 3 0 1 0 150 -850 200 -800 300 -800 N
P 3 0 1 0 150 -650 200 -700 300 -700 N
P 3 0 1 0 150 -550 200 -500 300 -500 N
P 3 0 1 0 150 -350 200 -400 300 -400 N
P 3 0 1 0 150 -50 200 -100 300 -100 N
P 3 0 1 0 150 50 200 100 300 100 N
P 4 0 1 0 -200 -850 -100 -850 -150 -950 -200 -850 N
P 4 0 1 0 -200 -550 -100 -550 -150 -650 -200 -550 N
P 4 0 1 0 -200 -550 -100 -550 -150 -650 -200 -550 N
P 4 0 1 0 -200 -550 -100 -550 -150 -650 -200 -550 N
P 4 0 1 0 -200 -550 -100 -550 -150 -650 -200 -550 N
P 4 0 1 0 -200 -250 -100 -250 -150 -350 -200 -250 N
P 4 0 1 0 -200 50 -100 50 -150 -50 -200 50 N
P 4 0 1 0 -150 -50 -150 -100 -250 -100 -300 -100 N
P 6 0 1 0 -50 -900 0 -900 0 -850 50 -900 0 -950 0 -900 N
P 6 0 1 0 -50 -600 0 -600 0 -550 50 -600 0 -650 0 -600 N
P 6 0 1 0 -50 -300 0 -300 0 -250 50 -300 0 -350 0 -300 N
P 6 0 1 0 -50 0 0 0 0 50 50 0 0 -50 0 0 N
X AN_A 1 -300 100 0 L 50 50 1 1 I N
X CAT_A 2 -300 -100 0 L 50 50 1 1 I N
X AN_B 3 -300 -200 0 L 50 50 1 1 I N
X CAT_B 4 -300 -400 0 L 50 50 1 1 I N
X AN_C 5 -300 -500 0 L 50 50 1 1 I N
X CAT_C 6 -300 -700 0 L 50 50 1 1 I N
X AN_D 7 -300 -800 0 L 50 50 1 1 I N
X CAT_D 8 -300 -1000 0 L 50 50 1 1 I N
X EMIT_D 9 300 -1000 0 R 50 50 1 1 I N
X COLL_D 10 300 -800 0 R 50 50 1 1 I N
X EMIT_C 11 300 -700 0 R 50 50 1 1 I N
X COLL_C 12 300 -500 0 R 50 50 1 1 I N
X EMIT_B 13 300 -400 0 R 50 50 1 1 I N
X COLL_B 14 300 -200 0 R 50 50 1 1 I N
X EMIT_A 15 300 -100 0 R 50 50 1 1 I N
X COLL_A 16 300 100 0 R 50 50 1 1 I N
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "" -70 0 50 V V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
R_*
Resistor_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# STM32F030F4P6
#
DEF STM32F030F4P6 U 0 40 Y Y 1 F N
F0 "U" 0 -700 60 H V C CNN
F1 "STM32F030F4P6" 0 550 60 H V C CNN
F2 "" -50 0 60 H V C CNN
F3 "" -50 0 60 H V C CNN
DRAW
S -450 450 450 -750 0 1 0 N
X BOOT0 1 -650 400 200 R 50 50 1 1 I
X PF0-OSC_IN 2 -650 300 200 R 50 50 1 1 I
X PF1-OSC_OUT 3 -650 200 200 R 50 50 1 1 I
X NRST 4 -650 100 200 R 50 50 1 1 I
X VDDA 5 -650 -150 200 R 50 50 1 1 W
X PA0 6 650 400 200 L 50 50 1 1 T
X PA1 7 650 300 200 L 50 50 1 1 T
X PA2 8 650 200 200 L 50 50 1 1 T
X PA3 9 650 100 200 L 50 50 1 1 T
X PA4 10 650 0 200 L 50 50 1 1 T
X PA14 20 650 -700 200 L 50 50 1 1 T
X PA5 11 650 -100 200 L 50 50 1 1 T
X PA6 12 650 -200 200 L 50 50 1 1 T
X PA7 13 650 -300 200 L 50 50 1 1 T
X PB1 14 -650 -700 200 R 50 50 1 1 T
X VSS 15 -650 -350 200 R 50 50 1 1 W
X VDD 16 -650 -250 200 R 50 50 1 1 W
X PA9 17 650 -400 200 L 50 50 1 1 T
X PA10 18 650 -500 200 L 50 50 1 1 T
X PA13 19 650 -600 200 L 50 50 1 1 T
ENDDRAW
ENDDEF
#
# SW_PUSH
#
DEF SW_PUSH SW 0 40 N N 1 F N
F0 "SW" 150 110 50 H V C CNN
F1 "SW_PUSH" 0 -80 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
S -170 50 170 60 0 1 0 N
P 4 0 1 0 -40 60 -30 90 30 90 40 60 N
X 1 1 -300 0 200 R 50 50 0 1 P I
X 2 2 300 0 200 L 50 50 0 1 P I
ENDDRAW
ENDDEF
#
# TRIAC
#
DEF TRIAC U 0 10 Y Y 1 F N
F0 "U" -250 350 50 H V C CNN
F1 "TRIAC" -300 -250 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 2 0 1 0 -300 -50 0 -50 N
P 2 0 1 0 -150 -50 -300 -200 N
P 2 0 1 0 0 200 300 200 N
P 3 0 1 0 -300 200 -150 -50 0 200 F
P 3 0 1 0 150 200 0 -50 300 -50 F
X ~ 1 0 -250 200 U 50 50 1 1 P
X ~ 2 0 400 200 D 50 50 1 1 P
X ~ 3 -500 -200 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# VXO7803-1000
#
DEF VXO7803-1000 U 0 40 Y Y 1 F N
F0 "U" 300 -200 39 H V C CNN
F1 "VXO7803-1000" 0 150 39 H V C CNN
F2 "" 0 0 39 H V C CNN
F3 "" 0 0 39 H V C CNN
DRAW
S -350 100 350 -150 0 1 0 N
X +VIN 1 -550 0 197 R 50 50 1 1 I
X GND 2 0 -350 197 U 50 50 1 1 I
X +VOUT 3 550 0 197 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,65 @@
update=Wed 11 Jul 2018 05:34:45 PM MDT
version=1
last_client=kicad
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[general]
version=1
[eeschema]
version=1
LibDir=../Custom-Parts
[eeschema/libraries]
LibName1=power
LibName2=device
LibName3=transistors
LibName4=conn
LibName5=linear
LibName6=regul
LibName7=74xx
LibName8=cmos4000
LibName9=adc-dac
LibName10=memory
LibName11=xilinx
LibName12=microcontrollers
LibName13=dsp
LibName14=microchip
LibName15=analog_switches
LibName16=motorola
LibName17=texas
LibName18=intel
LibName19=audio
LibName20=interface
LibName21=digital-audio
LibName22=philips
LibName23=display
LibName24=cypress
LibName25=siliconi
LibName26=opto
LibName27=atmel
LibName28=contrib
LibName29=valves
LibName30=digikey-UltraLibrarian/KiCAD/symbols
LibName31=stm32f030f4p6
LibName32=fod814-d
LibName33=ltv-846s
LibName34=power_reg

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,120 @@
(module 74HC595D (layer F.Cu)
(fp_text reference REF** (at 0 0) (layer F.SilkS)
(effects (font (size 1 1) (thickness .15)))
)
(fp_text value SOT109-1 (at 0 0) (layer F.SilkS)
(effects (font (size 1 1) (thickness .15)))
)
(fp_text user "Copyright 2016 Accelerated Designs. All rights reserved." (at 0 0) (layer Cmts.User)
(effects (font (size .127 .127) (thickness .002)))
)
(fp_text user "*" (at -2.7559 -6.1214) (layer F.SilkS)
(effects (font (size 1 1) (thickness .15)))
)
(fp_text user "*" (at -1.6129 -4.9276) (layer F.Fab)
(effects (font (size 1 1) (thickness .15)))
)
(fp_line (start -1.9939 -4.2037) (end -1.9939 -4.6863) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 -4.6863) (end -3.0988 -4.6863) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 -4.6863) (end -3.0988 -4.2037) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 -4.2037) (end -1.9939 -4.2037) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 -2.9337) (end -1.9939 -3.4163) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 -3.4163) (end -3.0988 -3.4163) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 -3.4163) (end -3.0988 -2.9337) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 -2.9337) (end -1.9939 -2.9337) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 -1.6637) (end -1.9939 -2.1463) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 -2.1463) (end -3.0988 -2.1463) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 -2.1463) (end -3.0988 -1.6637) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 -1.6637) (end -1.9939 -1.6637) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 -.3937) (end -1.9939 -.8763) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 -.8763) (end -3.0988 -.8763) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 -.8763) (end -3.0988 -.3937) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 -.3937) (end -1.9939 -.3937) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 .8763) (end -1.9939 .3937) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 .3937) (end -3.0988 .3937) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 .3937) (end -3.0988 .8763) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 .8763) (end -1.9939 .8763) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 2.1463) (end -1.9939 1.6637) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 1.6637) (end -3.0988 1.6637) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 1.6637) (end -3.0988 2.1463) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 2.1463) (end -1.9939 2.1463) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 3.4163) (end -1.9939 2.9337) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 2.9337) (end -3.0988 2.9337) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 2.9337) (end -3.0988 3.4163) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 3.4163) (end -1.9939 3.4163) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 4.6863) (end -1.9939 4.2037) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 4.2037) (end -3.0988 4.2037) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 4.2037) (end -3.0988 4.6863) (layer F.Fab) (width .1524))
(fp_line (start -3.0988 4.6863) (end -1.9939 4.6863) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 4.2037) (end 1.9939 4.6863) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 4.6863) (end 3.0988 4.6863) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 4.6863) (end 3.0988 4.2037) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 4.2037) (end 1.9939 4.2037) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 2.9337) (end 1.9939 3.4163) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 3.4163) (end 3.0988 3.4163) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 3.4163) (end 3.0988 2.9337) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 2.9337) (end 1.9939 2.9337) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 1.6637) (end 1.9939 2.1463) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 2.1463) (end 3.0988 2.1463) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 2.1463) (end 3.0988 1.6637) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 1.6637) (end 1.9939 1.6637) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 .3937) (end 1.9939 .8763) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 .8763) (end 3.0988 .8763) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 .8763) (end 3.0988 .3937) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 .3937) (end 1.9939 .3937) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 -.8763) (end 1.9939 -.3937) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 -.3937) (end 3.0988 -.3937) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 -.3937) (end 3.0988 -.8763) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 -.8763) (end 1.9939 -.8763) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 -2.1463) (end 1.9939 -1.6637) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 -1.6637) (end 3.0988 -1.6637) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 -1.6637) (end 3.0988 -2.1463) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 -2.1463) (end 1.9939 -2.1463) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 -3.4163) (end 1.9939 -2.9337) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 -2.9337) (end 3.0988 -2.9337) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 -2.9337) (end 3.0988 -3.4163) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 -3.4163) (end 1.9939 -3.4163) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 -4.6863) (end 1.9939 -4.2037) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 -4.2037) (end 3.0988 -4.2037) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 -4.2037) (end 3.0988 -4.6863) (layer F.Fab) (width .1524))
(fp_line (start 3.0988 -4.6863) (end 1.9939 -4.6863) (layer F.Fab) (width .1524))
(fp_line (start -2.1209 5.1308) (end 2.1209 5.1308) (layer F.SilkS) (width .1524))
(fp_line (start 2.1209 -5.1308) (end -2.1209 -5.1308) (layer F.SilkS) (width .1524))
(fp_line (start -1.9939 5.0038) (end 1.9939 5.0038) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 5.0038) (end 1.9939 -5.0038) (layer F.Fab) (width .1524))
(fp_line (start 1.9939 -5.0038) (end -1.9939 -5.0038) (layer F.Fab) (width .1524))
(fp_line (start -1.9939 -5.0038) (end -1.9939 5.0038) (layer F.Fab) (width .1524))
(fp_line (start 3.9624 2.9845) (end 3.9624 3.3655) (layer F.SilkS) (width .1524))
(fp_line (start 3.9624 3.3655) (end 3.7084 3.3655) (layer F.SilkS) (width .1524))
(fp_line (start 3.7084 3.3655) (end 3.7084 2.9845) (layer F.SilkS) (width .1524))
(fp_line (start 3.7084 2.9845) (end 3.9624 2.9845) (layer F.SilkS) (width .1524))
(fp_line (start -3.7084 4.9657) (end -3.7084 -4.9657) (layer F.CrtYd) (width .1524))
(fp_line (start -3.7084 -4.9657) (end -2.2479 -4.9657) (layer F.CrtYd) (width .1524))
(fp_line (start -2.2479 -4.9657) (end -2.2479 -5.2578) (layer F.CrtYd) (width .1524))
(fp_line (start -2.2479 -5.2578) (end 2.2479 -5.2578) (layer F.CrtYd) (width .1524))
(fp_line (start 2.2479 -5.2578) (end 2.2479 -4.9657) (layer F.CrtYd) (width .1524))
(fp_line (start 2.2479 -4.9657) (end 3.7084 -4.9657) (layer F.CrtYd) (width .1524))
(fp_line (start 3.7084 -4.9657) (end 3.7084 4.9657) (layer F.CrtYd) (width .1524))
(fp_line (start 3.7084 4.9657) (end 2.2479 4.9657) (layer F.CrtYd) (width .1524))
(fp_line (start 2.2479 4.9657) (end 2.2479 5.2578) (layer F.CrtYd) (width .1524))
(fp_line (start 2.2479 5.2578) (end -2.2479 5.2578) (layer F.CrtYd) (width .1524))
(fp_line (start -2.2479 5.2578) (end -2.2479 4.9657) (layer F.CrtYd) (width .1524))
(fp_line (start -2.2479 4.9657) (end -3.7084 4.9657) (layer F.CrtYd) (width .1524))
(fp_arc (start 0 -5.0038) (end .3048 -5.0038) (angle 180)(layer F.Fab) (width .1524))
(pad 1 smd rect (at -2.5019 -4.445) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 2 smd rect (at -2.5019 -3.175) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 3 smd rect (at -2.5019 -1.905) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 4 smd rect (at -2.5019 -.635) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 5 smd rect (at -2.5019 .635) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 6 smd rect (at -2.5019 1.905) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 7 smd rect (at -2.5019 3.175) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 8 smd rect (at -2.5019 4.445) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 9 smd rect (at 2.5019 4.445) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 10 smd rect (at 2.5019 3.175) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 11 smd rect (at 2.5019 1.905) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 12 smd rect (at 2.5019 .635) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 13 smd rect (at 2.5019 -.635) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 14 smd rect (at 2.5019 -1.905) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 15 smd rect (at 2.5019 -3.175) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
(pad 16 smd rect (at 2.5019 -4.445) (size 1.905 .5334) (layers F.Cu F.Paste F.Mask))
)

View File

@ -0,0 +1,37 @@
**********************************************************
************* Important Instructions Follow ************
**********************************************************
All files exported to: D:\Export_Storage\ExportBase\0\252274\Output\KiCAD\KiCAD\symbols.lib
After you have used Ultra Librarian to export library:
**************************************************
**To import your new library symbols into KiCad:**
**************************************************
1. Open KiCad.
2. On the program/tool list, go to Eeschema.
3. Select *Preferences* from the menu bar then select *Library*.
4. Click *Add* and choose the newly exported *.LIB* file.
5. You have now successfully imported your new symbol library!
**************************************************************
**To import your new library footprints/patterns into KiCad:**
**************************************************************
1. Open KiCad.
2. On the program/tool list, go to Pcbnew.
3. Follow the same steps as you would importing symbols, only this time select the *.kicad_mod* file.
4. You have now successfully imported your new footprint/pattern.
**************************************************************
** !!!!!!!!!!!!! WARNING !!!!!!!!!!!!! **
**************************************************************
KiCAD does not support filled/hatched polygons on footprints!
All polygons will be represented with an outline made of lines in each design.
Etch polygons will be drawn on the documentation layer, "Dwgs.User", and can be filled during board creation.

View File

@ -0,0 +1,68 @@
EESchema-LIBRARY Version 2.3 Date: 21-02-2013 11:13:20
#encoding utf-8
#
# 74HC595D
#
DEF 74HC595D U 0 10 Y Y 1 F N
F0 "U" 800 400 60 H V C CNN
F1 "74HC595D" 800 300 60 H V C CNN
F2 "SOT109-1" 800 240 60 H I C CNN
F3 "~" 0 0 60 H V C CNN
$FPLIST
SOT109-1
SOT109-1-M
SOT109-1-L
$ENDFPLIST
DRAW
X Q1 1 0 0 0 L 59 59 1 0 O
X Q2 2 0 0 0 L 59 59 1 0 O
X Q3 3 0 0 0 L 59 59 1 0 O
X Q4 4 0 0 0 L 59 59 1 0 O
X Q5 5 0 0 0 L 59 59 1 0 O
X Q6 6 0 0 0 L 59 59 1 0 O
X Q7 7 0 0 0 L 59 59 1 0 O
X GND 8 0 0 0 L 59 59 1 0 W
X Q7 9 0 0 0 L 59 59 1 0 O
X MR* 10 0 0 0 L 59 59 1 0 I
X SH_CP 11 0 0 0 L 59 59 1 0 I
X ST_CP 12 0 0 0 L 59 59 1 0 I
X OE* 13 0 0 0 L 59 59 1 0 O
X DS 14 0 0 300 R 59 59 1 0 I
X Q0 15 0 0 300 R 59 59 1 0 O
X VCC 16 0 0 300 R 59 59 1 0 W
P 2 1 0 5 279.5 0 238.5 20.5 N
P 2 1 0 5 279.5 0 238.5 -20.5 N
P 2 1 0 5 279.5 -100 238.5 -79.5 N
P 2 1 0 5 279.5 -100 238.5 -120.5 N
P 2 1 0 5 279.5 -200 238.5 -179.5 N
P 2 1 0 5 279.5 -200 238.5 -220.5 N
P 2 1 0 5 279.5 -300 238.5 -279.5 N
P 2 1 0 5 279.5 -300 238.5 -320.5 N
P 2 1 0 5 1320.5 20.5 1361.5 0 N
P 2 1 0 5 1320.5 -20.5 1361.5 0 N
P 2 1 0 5 1320.5 -79.5 1361.5 -100 N
P 2 1 0 5 1320.5 -120.5 1361.5 -100 N
P 2 1 0 5 1320.5 -179.5 1361.5 -200 N
P 2 1 0 5 1320.5 -220.5 1361.5 -200 N
P 2 1 0 5 1320.5 -279.5 1361.5 -300 N
P 2 1 0 5 1320.5 -320.5 1361.5 -300 N
P 2 1 0 5 1320.5 -379.5 1361.5 -400 N
P 2 1 0 5 1320.5 -420.5 1361.5 -400 N
P 2 1 0 5 1320.5 -479.5 1361.5 -500 N
P 2 1 0 5 1320.5 -520.5 1361.5 -500 N
P 2 1 0 5 1320.5 -579.5 1361.5 -600 N
P 2 1 0 5 1320.5 -620.5 1361.5 -600 N
P 2 1 0 5 1320.5 -679.5 1361.5 -700 N
P 2 1 0 5 1320.5 -720.5 1361.5 -700 N
P 2 1 0 5 1320.5 -779.5 1361.5 -800 N
P 2 1 0 5 1320.5 -820.5 1361.5 -800 N
P 2 1 0 5 1320.5 -879.5 1361.5 -900 N
P 2 1 0 5 1320.5 -920.5 1361.5 -900 N
P 2 1 0 5 300 200 300 -1500 N
P 2 1 0 5 300 -1500 1300 -1500 N
P 2 1 0 5 1300 -1500 1300 200 N
P 2 1 0 5 1300 200 300 200 N
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,3 @@
(fp_lib_table
(lib (name UltraLibrarian)(type KiCad)(uri "$(KIPRJMOD)/digikey-UltraLibrarian/KiCAD/footprints.pretty")(options "")(descr "DigiKey UltraLibrarian Footprints"))
)

66
AC-LED-Control/notes.md Normal file
View File

@ -0,0 +1,66 @@
# General Design Notes #
## STM32 ##
Vss is ground.
### Bypass ###
VDD (pin 16) Needs:
- 2x 100nF
- 1x 4.7 uF
VDDA (pin 5) Needs:
- 1x 10nF
- 1x 1uF
### Pin Stuff ###
External interrupts can be assigned to any GPIO pin.
SWDIO is PA13
SWCLK is PA14
Internal clock so OSC_IN and OSC_OUT pins can be NC.
NRST is active low reset.
### UART Flash Uploading ###
If BOOT0 is pulled up I think it boots a bootloader that can reprogram flash through USART. Test this out on my dev board.
Not going to test this, no real sense in doing this when I have an ST-LINK/V2 anyways.
Pull low to make it use user flash.
## 74HC595 ##
RCLK latches data from the shift register to the output register.
SRCLK clocks in data from SER (and shifts all data around)
SRCLR clears the shift register
OE is output enable.
QH' is an output pin, it clocks out the value in QH.
## I2C ##
STM32F030 I2C Pins:
- PA9: I2C1_SCL
- PA10: I2C1_SDA
How do I determine the I2C address?
- I can hardcode it (annoying to change, have to have seperate binaries)
- I can listen on I2C...
I know what to do. Have a default address to listen to, but you can change it over I2C. It stores this address in EEPROM so it persists across reflashes.
Easy-peasy.
## Power connections ##
Load connections, I think I'll just use 0.1" screw terminal headers.
For the main AC in I'm not sure though.
## Power Rails ##
3v3: maybe these modules: VXO78-1000 ? (found in macrofab slack channel) nvm, too high power

View File

@ -0,0 +1,32 @@
# Introduction #
This board is intended to serve as a dimmable controller for AC LED lights.
## Features ##
- As many channels as possible to fit in an equivalent board space to the 16 channel LED driver.
- 120V AC control with isolation.
- I2C interface
- Ability to add external zero crossing detection circuit to enable dimming.
- Reverse phase dimming
- Simple circuit design (with safety)
## Overview ##
I would like to use a low-cost stm32 part for the brains, running as an I2C slave. This would then output to several 74HC595 chips to drive the outputs. An external zero crossing detection signal would be used to enable reverse-phase dimming.
For the actual dimming and control, I will be using diode rectifiers with a MOSFET or an IGBT across each channel.
Maybe not. ~1A 200V MOSFETS are either very expensive or hard to find. I will have to experiment with TRIACs. I will likely be using TRIACs, I just have to do the experimentation.
## Chips Used ##
### For sure ###
- STM32F030F4P6 (DigiKey Partno: 497-14044-5-ND)
- Nexperia 74HC595D (DigiKey Partno: 1727-2821-1-ND)
### Maybe ###
- Lite-on LTV-846S (DigiKey Partno: 160-1365-5-ND)
- SMC ABS6TR Bridge Rectifier (Digikey Partno: 1655-1813-1-ND)
-

View File

@ -0,0 +1,11 @@
# TRIAC Testing #
Digikey cart is named "TRIAC Experiment".
All the circuit stuff is in my main notebook.
## IC's being used: ##
- MOC3023 (DigiKey: 160-1378-5-ND)
- FOD814-D
- T2800DG

View File

@ -0,0 +1,3 @@
EESchema-DOCLIB Version 2.0
#
#End Doc Library

View File

@ -0,0 +1,3 @@
EESchema-DOCLIB Version 2.0
#
#End Doc Library

40
Custom-Parts/fod814-d.lib Normal file
View File

@ -0,0 +1,40 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# FOD814-D
#
DEF FOD814-D U 0 40 Y Y 1 F N
F0 "U" 0 -250 60 H V C CNN
F1 "FOD814-D" -50 450 60 H V C CNN
F2 "" -50 0 60 H V C CNN
F3 "" -50 0 60 H V C CNN
DRAW
S -400 400 350 -200 0 1 0 N
P 2 0 1 0 -300 50 -200 50 N
P 2 0 1 0 -250 -50 -250 -100 N
P 2 0 1 0 -250 50 -250 -50 N
P 2 0 1 0 -250 150 -250 250 N
P 2 0 1 0 -250 250 -250 300 N
P 2 0 1 0 -150 150 -50 150 N
P 2 0 1 0 -100 50 -100 -50 N
P 2 0 1 0 50 100 0 150 N
P 2 0 1 0 100 150 100 50 N
P 2 0 1 0 100 200 100 0 N
P 2 0 1 0 150 -100 350 -100 N
P 2 0 1 0 250 -100 200 -150 N
P 2 0 1 0 250 -100 200 -50 N
P 3 0 1 0 -100 -50 -100 -100 -400 -100 N
P 3 0 1 0 -100 150 -100 300 -400 300 N
P 3 0 1 0 -50 100 50 100 0 50 N
P 3 0 1 0 100 50 150 0 150 -100 N
P 4 0 1 0 -300 150 -200 150 -250 50 -300 150 N
P 4 0 1 0 -150 50 -100 150 -50 50 -150 50 N
P 4 0 1 0 100 150 150 200 150 300 350 300 N
X AC 1 -400 300 200 R 50 50 1 1 I N
X AC 2 -400 -100 200 R 50 50 1 1 I N
X EMITTER 3 350 -100 200 L 50 50 1 1 I N
X COLLECTOR 4 350 300 200 L 50 50 1 1 I N
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,29 @@
(module Lite-On_SMD-16 (layer F.Cu) (tedit 5B467284)
(fp_text reference REF** (at 0 6.985) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value Lite-On_SMD-16 (at 0 -7.62) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_circle (center -8.89 2.54) (end -8.89 3.175) (layer F.SilkS) (width 0.15))
(fp_line (start -10.16 -3.81) (end 10.16 -3.81) (layer F.SilkS) (width 0.15))
(fp_line (start 10.16 -3.81) (end 10.16 3.81) (layer F.SilkS) (width 0.15))
(fp_line (start 10.16 3.81) (end -10.16 3.81) (layer F.SilkS) (width 0.15))
(fp_line (start -10.16 3.81) (end -10.16 -3.81) (layer F.SilkS) (width 0.15))
(pad 1 smd rect (at -8.89 4.445) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 2 smd rect (at -6.35 4.445) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 3 smd rect (at -3.81 4.445) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 4 smd rect (at -1.27 4.445) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 5 smd rect (at 1.27 4.445) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 6 smd rect (at 3.81 4.445) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 7 smd rect (at 6.35 4.445) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 8 smd rect (at 8.89 4.445) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 9 smd rect (at 8.89 -4.555 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 10 smd rect (at 6.35 -4.555 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 11 smd rect (at 3.81 -4.555 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 12 smd rect (at 1.27 -4.555 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 13 smd rect (at -1.27 -4.555 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 14 smd rect (at -3.81 -4.555 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 15 smd rect (at -6.35 -4.555 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 16 smd rect (at -8.89 -4.555 180) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
)

View File

@ -0,0 +1,3 @@
EESchema-DOCLIB Version 2.0
#
#End Doc Library

View File

@ -0,0 +1,3 @@
EESchema-DOCLIB Version 2.0
#
#End Doc Library

79
Custom-Parts/ltv-846s.lib Normal file
View File

@ -0,0 +1,79 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# LTV-846S
#
DEF LTV-846S U 0 40 Y Y 1 F N
F0 "U" 0 -1150 39 H V C CNN
F1 "LTV-846S" 0 250 39 H V C CNN
F2 "" 50 -50 39 H V C CNN
F3 "" 50 -50 39 H V C CNN
DRAW
S -300 200 300 -1100 0 1 0 N
P 2 0 1 0 -200 -950 -100 -950 N
P 2 0 1 0 -200 -650 -100 -650 N
P 2 0 1 0 -200 -650 -100 -650 N
P 2 0 1 0 -200 -650 -100 -650 N
P 2 0 1 0 -200 -650 -100 -650 N
P 2 0 1 0 -200 -350 -100 -350 N
P 2 0 1 0 -200 -50 -100 -50 N
P 2 0 1 0 150 -800 150 -1000 N
P 2 0 1 0 150 -500 150 -700 N
P 2 0 1 0 150 -250 200 -200 N
P 2 0 1 0 150 -200 150 -400 N
P 2 0 1 0 150 100 150 -100 N
P 2 0 1 0 200 -200 300 -200 N
P 2 0 1 0 250 -1000 200 -1050 N
P 2 0 1 0 250 -1000 200 -950 N
P 2 0 1 0 250 -700 200 -750 N
P 2 0 1 0 250 -700 200 -650 N
P 2 0 1 0 250 -400 200 -450 N
P 2 0 1 0 250 -400 200 -350 N
P 2 0 1 0 250 -100 200 -150 N
P 2 0 1 0 250 -100 200 -50 N
P 3 0 1 0 -150 -950 -150 -1000 -300 -1000 N
P 3 0 1 0 -150 -850 -150 -800 -300 -800 N
P 3 0 1 0 -150 -650 -150 -700 -300 -700 N
P 3 0 1 0 -150 -550 -150 -500 -300 -500 N
P 3 0 1 0 -150 -350 -150 -400 -300 -400 N
P 3 0 1 0 -150 -250 -150 -200 -300 -200 N
P 3 0 1 0 -150 50 -150 100 -300 100 N
P 3 0 1 0 150 -950 200 -1000 300 -1000 N
P 3 0 1 0 150 -850 200 -800 300 -800 N
P 3 0 1 0 150 -650 200 -700 300 -700 N
P 3 0 1 0 150 -550 200 -500 300 -500 N
P 3 0 1 0 150 -350 200 -400 300 -400 N
P 3 0 1 0 150 -50 200 -100 300 -100 N
P 3 0 1 0 150 50 200 100 300 100 N
P 4 0 1 0 -200 -850 -100 -850 -150 -950 -200 -850 N
P 4 0 1 0 -200 -550 -100 -550 -150 -650 -200 -550 N
P 4 0 1 0 -200 -550 -100 -550 -150 -650 -200 -550 N
P 4 0 1 0 -200 -550 -100 -550 -150 -650 -200 -550 N
P 4 0 1 0 -200 -550 -100 -550 -150 -650 -200 -550 N
P 4 0 1 0 -200 -250 -100 -250 -150 -350 -200 -250 N
P 4 0 1 0 -200 50 -100 50 -150 -50 -200 50 N
P 4 0 1 0 -150 -50 -150 -100 -250 -100 -300 -100 N
P 6 0 1 0 -50 -900 0 -900 0 -850 50 -900 0 -950 0 -900 N
P 6 0 1 0 -50 -600 0 -600 0 -550 50 -600 0 -650 0 -600 N
P 6 0 1 0 -50 -300 0 -300 0 -250 50 -300 0 -350 0 -300 N
P 6 0 1 0 -50 0 0 0 0 50 50 0 0 -50 0 0 N
X AN_A 1 -300 100 0 L 50 50 1 1 I N
X CAT_A 2 -300 -100 0 L 50 50 1 1 I N
X AN_B 3 -300 -200 0 L 50 50 1 1 I N
X CAT_B 4 -300 -400 0 L 50 50 1 1 I N
X AN_C 5 -300 -500 0 L 50 50 1 1 I N
X CAT_C 6 -300 -700 0 L 50 50 1 1 I N
X AN_D 7 -300 -800 0 L 50 50 1 1 I N
X CAT_D 8 -300 -1000 0 L 50 50 1 1 I N
X EMIT_D 9 300 -1000 0 R 50 50 1 1 I N
X COLL_D 10 300 -800 0 R 50 50 1 1 I N
X EMIT_C 11 300 -700 0 R 50 50 1 1 I N
X COLL_C 12 300 -500 0 R 50 50 1 1 I N
X EMIT_B 13 300 -400 0 R 50 50 1 1 I N
X COLL_B 14 300 -200 0 R 50 50 1 1 I N
X EMIT_A 15 300 -100 0 R 50 50 1 1 I N
X COLL_A 16 300 100 0 R 50 50 1 1 I N
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,18 @@
(module OnSemi_PDIP4 (layer F.Cu) (tedit 5B46706B)
(fp_text reference REF** (at 0 6.35) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value OnSemi_PDIP4 (at 0 -6.35) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_circle (center 1.778 -3.048) (end 2.159 -3.048) (layer F.SilkS) (width 0.15))
(fp_line (start -2.54 -3.81) (end 2.413 -3.81) (layer F.SilkS) (width 0.15))
(fp_line (start 2.413 -3.81) (end 2.413 3.81) (layer F.SilkS) (width 0.15))
(fp_line (start 2.413 3.81) (end -2.286 3.81) (layer F.SilkS) (width 0.15))
(fp_line (start -2.286 3.81) (end -2.54 3.81) (layer F.SilkS) (width 0.15))
(fp_line (start -2.54 3.81) (end -2.54 -3.81) (layer F.SilkS) (width 0.15))
(pad 1 smd rect (at 1.27 -4.5) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 2 smd rect (at -1.27 -4.5) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 3 smd rect (at -1.27 4.5) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
(pad 4 smd rect (at 1.27 4.5) (size 1.5 1.3) (layers F.Cu F.Paste F.Mask))
)

View File

@ -0,0 +1,3 @@
EESchema-DOCLIB Version 2.0
#
#End Doc Library

View File

@ -0,0 +1,19 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# VXO7803-1000
#
DEF VXO7803-1000 U 0 40 Y Y 1 F N
F0 "U" 300 -200 39 H V C CNN
F1 "VXO7803-1000" 0 150 39 H V C CNN
F2 "" 0 0 39 H V C CNN
F3 "" 0 0 39 H V C CNN
DRAW
S -350 100 350 -150 0 1 0 N
X +VIN 1 -550 0 197 R 50 50 1 1 I
X GND 2 0 -350 197 U 50 50 1 1 I
X +VOUT 3 550 0 197 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,16 @@
(module VXO7803-1000 (layer F.Cu) (tedit 5B469556)
(fp_text reference REF** (at 0 5.715) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value VXO7803-1000 (at 0 -1.8) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -5.8 -1) (end 0 -1) (layer F.SilkS) (width 0.15))
(fp_line (start -5.8 6.5) (end -5.8 -1) (layer F.SilkS) (width 0.15))
(fp_line (start 5.8 6.5) (end -5.8 6.5) (layer F.SilkS) (width 0.15))
(fp_line (start 5.8 -1) (end 5.8 6.5) (layer F.SilkS) (width 0.15))
(fp_line (start 0 -1) (end 5.8 -1) (layer F.SilkS) (width 0.15))
(pad 1 thru_hole circle (at 2.54 0) (size 1.7 1.7) (drill 1.2) (layers *.Cu *.Mask F.SilkS))
(pad 2 thru_hole circle (at 0 0) (size 1.7 1.7) (drill 1.2) (layers *.Cu *.Mask F.SilkS))
(pad 3 thru_hole circle (at -2.54 0) (size 1.7 1.7) (drill 1.2) (layers *.Cu *.Mask F.SilkS))
)

View File

@ -0,0 +1,3 @@
EESchema-DOCLIB Version 2.0
#
#End Doc Library

View File

@ -0,0 +1,36 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F030F4P6
#
DEF STM32F030F4P6 U 0 40 Y Y 1 F N
F0 "U" 0 -700 60 H V C CNN
F1 "STM32F030F4P6" 0 550 60 H V C CNN
F2 "" -50 0 60 H V C CNN
F3 "" -50 0 60 H V C CNN
DRAW
S -450 450 450 -750 0 1 0 N
X BOOT0 1 -650 400 200 R 50 50 1 1 I
X PF0-OSC_IN 2 -650 300 200 R 50 50 1 1 I
X PF1-OSC_OUT 3 -650 200 200 R 50 50 1 1 I
X NRST 4 -650 100 200 R 50 50 1 1 I
X VDDA 5 -650 -150 200 R 50 50 1 1 W
X PA0 6 650 400 200 L 50 50 1 1 T
X PA1 7 650 300 200 L 50 50 1 1 T
X PA2 8 650 200 200 L 50 50 1 1 T
X PA3 9 650 100 200 L 50 50 1 1 T
X PA4 10 650 0 200 L 50 50 1 1 T
X PA14 20 650 -700 200 L 50 50 1 1 T
X PA5 11 650 -100 200 L 50 50 1 1 T
X PA6 12 650 -200 200 L 50 50 1 1 T
X PA7 13 650 -300 200 L 50 50 1 1 T
X PB1 14 -650 -700 200 R 50 50 1 1 T
X VSS 15 -650 -350 200 R 50 50 1 1 W
X VDD 16 -650 -250 200 R 50 50 1 1 W
X PA9 17 650 -400 200 L 50 50 1 1 T
X PA10 18 650 -500 200 L 50 50 1 1 T
X PA13 19 650 -600 200 L 50 50 1 1 T
ENDDRAW
ENDDEF
#
#End Library