David Lenfesty 07719454fc Added notes.md and started digital stuff.

- Added notes.md
- Added bypass caps to STM32
- Added I2C stuff
- Added 2 SN74HC595's and various nets

2018-07-10 17:55:37 -06:00

787 B

Raw Blame History

General Design Notes

STM32

Vss is ground.

Bypass

VDD Needs:

2x 100nF
1x 4.7 uF

VDDA Needs:

1x 10nF
1x 1uF

Pin Stuff

External interrupts can be assigned to any GPIO pin.

SWDIO is PA13 SWCLK is PA14

Internal clock so OSC_IN and OSC_OUT pins can be NC.

NRST is active low reset.

UART Flash Uploading

If BOOT0 is pulled up I think it boots a bootloader that can reprogram flash through USART. Test this out on my dev board.

74HC595

RCLK latches data from the shift register to the output register. SRCLK clocks in data from SER (and shifts all data around) SRCLR clears the shift register OE is output enable.

QH' is an output pin, it clocks out the value in QH.

I2C

STM32F030 I2C Pins:

PA9: I2C1_SCL
PA10: I2C1_SDA

787 B Raw Blame History